The power characteristics of an inductive interconnect tines is presented. The matching condition between the driver and the load has an effect on the power consumption since the short-circuit power dissipation may decrease with increasing line width and the dynamic power increases. A madeoff exists between the short-circuit and dynamic power in inductive interconnects. The short-circuit power increases with wider line widths if the line is underdriven. As the short-circuit power is directly proportional to the signal transition time, an analytic solution for the transition time with an error of less than 15% is presented. The solution can be used in wire sizing synthesis techniques to decrease the overall power dissipation.
INTRODUCTION
With the decrease in the feahlre size of CMOS circuits, on-chip interconnect now dominates circuit delay and power dissipation. Furthermore, the inductive behavior of the interconnect can not be neglected, particularly in long interconnect lines. The interconnect inductance increases on-chip noise as well as the computational complexity of the design process. Furlhemore, on-chip inductance may affect certain design techniques such as repeater insertion [I] and wiresizing [Z].
Interconnect design has, therefore, become an important issue in high complexity, high speed integrated circuits (IC). Many algorithms have been proposed to determine the optimum wire size that minimizes a cost function such as delay [3] or power. As the inductance becomes important, specific algorithms have been enhanced that consider RLC impedances [4,5].
Previous research in wiresizing does not consider the inductive impedance characteristics, which may lead to non-optimal circuits. For example, the research described in [Z] neglects the impedance matching characteristics between the line driver and the load. In @] wider wires are used to reduce power dissipation. It is shown in lhis paper that this technique may actually increase the total power dissipation. In this paper, the effect of sizing an inductive interconnect line on the sholf-circuit power dissipation of a driven CMOS gateis presented. The changein thepowerdissipation with the interconnect width is characterized in Fig. I , It is shown that the impedance characteristics of an induck Figure 1 . Short-circuit dynamic, rmd total power dissipation as a function of the interconnect line width tive interconnect line are sensitive CO changes in the line width. As the short-circuit power depends directly on the signal transition time, an analytic solution for the signal mansition time at the far end of an inductive interconnect line is presented. This solution can be used in design techniques such as wiresizing to optimize the overall m s i e n t power dissipation.
The paper is organized as follows. In section 2, the power characteristics of an inductive interconnect line are discussed. Furthermore, the effecls of changing the line width on the line impedance characteristics are presented.
In section 3, an analytic solution for the mansition time at the far end of an inductive interconnect is provided. A comparison between the analytical expression and simulation is presented in section 4. Some conclusions are discussed in last section.
POWER CHARACTERISTICS OF INDUCTIVE INTERCONNEXT
Thme power characteristics of inductive interconnect tine are discussed in this section. As shown in Fig 
01.
3. ANALYTIC SOLUTION FOR THE TRANSITION TIME
As described in section 2, short-circuit power is directly proportional to the signal transition time. Hence, an analytic expression forthe signal transition time characterizes the short-circuit power of the load gate. To determine an analytic solution for the transition time of the signal at the far end of an inductive interconnect, a lumped RLC model of the interconnect impedance is assumed. The total line resistance, capacitance, and inductance are Rt = R1, C, = C1, and Lt = L1, respectively, where 1 is the line length. Adding the gate capacitance C, to the line capacitance, the total load capacitance is C , = Ct + C, .
The input ramp signal is where r, is the transition time of the input signal. The line is assumed to he driven by a CMOS inverter.
When V& changes fmm low-to-high, the PMOS transistor initially operates in the triode region, then enters the saturation region. When the input reaches Vdd ~ Ivt,l, the PMOS transistor Nms off, and the charge on the capacitive load discharges through the NMOS transistor. The NMOS transistor initially operates in the saturation region, then moves into the triode region. For a comparable transition speed of the input and output signal of a CMOS inverter, the operation can be divided into four regions as listed in Table 1 .
The PMOS and NMOS transistors are modeled by equivalent resistances 4 = 117, and Q, = l f y -, respectively. According to the nt~-power law MOSFET model, yp,,, is 7p.n = %,n K P ,~ (1bw.n -vt~.nl)""",
where Kp," and mP,-control the triode region characteristics of the transistor, dp,,, is a constant between one and two, representing the dependency of the MOSFET equivalent resistance on the drain-to-source voltage dmp Vd., and V,. is the gate-to-source voltage of the transistor.
In region 1, after V;n exceeds the NMOS transistor threshold voltage V,,, the saturation current of the NMOS transistor is During region Et, the NMOS hansistor operates in the triode region, and the PMOS transistor is saturated. ExpressionsforIl(t)andV,(t) areohtainedinthesameway as discussed in region I, and are given by (13) and (14).
respectively.
IuI,(t) = A I + BI t + E1 e-""" + EaeC""z', (13) 
K i i i ( t ) = K(rp..t) --J Iurr(t)dt, (14)
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SIMULATION RESULTS
In order to verify the analytical expressions derived in The line width is varied fiom0.l prn to 20 pm. The maximum error in the analytical enpmsion as compared to SPICE is less than 15% and is typically around 8%. The transition time based on this analytical expression is compared to SPICE in Fig. 3 . It is shown in the figure that the transition time decreases with increasing interconnect width if the line is overdrive". After exceeding the line width at which the line is matched with the driver, the vansition time increases as the line is underdriven. The shon-circuit power has the same behavior as measured by SPICE and shown in Fig. 4 . 
CONCLUSIONS
It is shown in this paper that the short-circuit power within a load gate driven by an inductive interconnect line is dependent upon the impedance characteristics of the line. The matching condition between the driver and the load is shown to have an important effect on the line impedance characteristics. If the line is overdrive", the short-circuit power decreases with increasing line width. When the line exceeds the matched condition, the short-circuit power increases with increasing signal transition time.
An analytic solution of the signal transition time at the far end of an inductive interconnect line is presented. The solution can be used to estimate the uansition time at the far end of an inductive interCoMeCt and exhibits an eror of less than 15%. The analytic solution can be used to both estimate and optimize the power dissipation within high speed CMOS circuits.
